


# Event-B Course

## 8. Electronic Circuit Development

Jean-Raymond Abrial


September-October-November 2011

- To present a **methodology** for developing **electronic circuits**
- To cover the development of **three examples**





- It is made of the following components:
  - two **input wires**  $i_1$  and  $i_2$  carrying boolean values,
  - two **output wires**  $o_1$  and  $o_2$  carrying boolean values,
  - various **gates** (here three and-gates and two not-gates),
  - a **register**  $p_2$  containing a boolean value.


## Example of Computation: Initial Situation




- Initially:  $p_2 = \text{TRUE}$   
 $i_1 = \text{TRUE}$   
 $i_2 = \text{TRUE}$















# Computation Done in one Cycle
















# Computation Done in one Cycle


14




- A Circuit



- A Clock



- When the clock is *low*:
  - *cir\_state* and the *output* wires are supposed to **stay idle**
  - only the *input* wires may be **modified**,
- When the clock is *high*:
  - the *input* wires are supposed to **stay idle**
  - *cir\_state* and *output* wires may be **modified**.
- *cir\_state* and *output* form the **circuit**
- *input* and also outside state *env\_state* form the **environment**



The notion of clock can be made more abstract.

- Two alternative ways of observing the closed system.
- Here are these two modes of observation:
  - env*, corresponds to observing the environment,
  - cir*, consists in observing the circuit.

Such modes alternate for ever.

- Let  $c$  be the **circuit** variables and  $e$  be the **environment** variables

- Circuit Events

```
cir_event_i
when
  mode = cir
  GC_i(input, c)
then
  mode := env
  c, output :| PC_i(input, c, c', output')
end
```

- Environment Events

```
env_event_j
when
  mode = env
  GE_j(output, e)
then
  mode := cir
  e, input :| PE_j(output, e, e', input')
end
```

- The final circuit:

- uses the *input*
- modifies *c* and *output*
- never accesses *e*

- The final environment:

- uses the *output*
- modifies *e* and *input*
- never accesses *c*

- Warning: this is not necessarily the case before last refinement

$$\text{mode} = \text{env} \Rightarrow C(e, \text{input}, c, \text{output})$$

$$\text{mode} = \text{cir} \Rightarrow D(e, \text{input}, c, \text{output})$$

- $C$  states what the circuit **establishes** for the environment provided the circuit behaves in a **situation where  $D$  holds**.
- $D$  states what the environment **establishes** for the circuit provided the environment behaves in a **situation where  $C$  holds**.

$$\begin{aligned} & C(e, \text{input}, c, \text{output}) \\ & GE\_j(\text{output}, e) \\ & PE\_j(\text{output}, e, e', \text{input}') \\ \Rightarrow & D(e', \text{input}', c, \text{output})) \end{aligned}$$

$$\begin{aligned} & D(e, \text{input}, c, \text{output}) \\ & GC\_i(\text{input}, c) \\ & PC\_i(\text{input}, c, c', \text{output}') \\ \Rightarrow & C(e, \text{input}, c', \text{output}') \end{aligned}$$

- When  $C$  holds, then  $D$  must hold after any modifications  $e'$  and  $\text{input}'$  made by the environment.
- When  $D$  holds, then  $C$  must hold after any modifications  $c'$  and  $\text{output}'$  made by the circuit.

- the **circuit** variables must all be **boolean**,
- the **inputs** must be **boolean**,
- the **outputs** must be **boolean**,
- the **circuit** must be **deadlock free**,

- the circuit must be internally deterministic (variable assignments),
- the circuit must be externally deterministic (guards),
- the environment does not access the circuit variables,
- the circuit does not access the environment variables.

```
cir_event_i
when
  mode = cir
  GC_i(input, c)
then
  mode := env
  c := C_i(input, c)
  output := O_i(input, c)
end
```

- Deadlock Freeness: Disjunction of guards

$$\text{mode} = \text{cir} \Rightarrow GC\_1(\text{input}, c) \vee \dots \vee GC\_n(\text{input}, c)$$

- External Determinacy: Mutual exclusion of guards

$$\text{mode} = \text{cir} \Rightarrow \neg (GC\_i(\text{input}, c) \wedge GC\_j(\text{input}, c))$$

```

cir_event_i
when
  mode = cir
  GC_i(input, c)
then
  mode := env
  c := bool  $\left( \begin{array}{c} \dots \vee \\ GC_i(input, c) \wedge C_i(input, c) = \text{TRUE} \vee \\ \dots \end{array} \right)$ 
  output := bool  $\left( \begin{array}{c} \dots \vee \\ GC_i(input, c) \wedge O_i(input, c) = \text{TRUE} \vee \\ \dots \end{array} \right)$ 
end

```

The **bool** operator: transforming a **predicate** into a **boolean expression**

$$E = \text{bool}(P) \Leftrightarrow \left( \begin{array}{l} P \Rightarrow E = \text{TRUE} \\ \neg P \Rightarrow E = \text{FALSE} \end{array} \right)$$

```
(abstract_)cir_event_i
when
  mode = cir
  GC_i(input, c)
then
  mode := env
  c := C_i(input, c)
  output := O_i(input, c)
end
```

```
(concrete_)cir_event_i
when
  mode = cir
  GC_i(input, c)
then
  mode := env
  c := bool ( ...  $\vee$  GC_i(input, c)  $\wedge$  C_i(input, c) = TRUE  $\vee$  ...
  ...
  output := bool ( ...  $\vee$  GC_i(input, c)  $\wedge$  O_i(input, c) = TRUE  $\vee$  ...
end
```

$$\begin{aligned} & GC\_i(input, c) \\ \Rightarrow & \end{aligned}$$

$$C\_i(input, c) = \text{bool} \left( \begin{array}{c} \dots \vee \\ GC\_i(input, c) \wedge C\_i(input, c) = \text{TRUE} \end{array} \vee \right)$$

- According to the definition of `bool`, this reduces to the following two statements:

$$\begin{aligned} & GC\_i(input, c) \\ \left( \begin{array}{c} \dots \vee \\ GC\_i(input, c) \wedge C\_i(input, c) = \text{TRUE} \end{array} \vee \right) \\ \Rightarrow & C\_i(input, c) = \text{TRUE} \end{aligned}$$

$$\begin{aligned} & GC\_i(input, c) \\ \neg \left( \begin{array}{c} \dots \vee \\ GC\_i(input, c) \wedge C\_i(input, c) = \text{TRUE} \end{array} \vee \right) \\ \Rightarrow & C\_i(input, c) = \text{FALSE} \end{aligned}$$

$$\begin{aligned} & GC\_i(input, c) \\ & \left( \dots \vee \right. \\ & \quad \left. GC\_i(input, c) \wedge C\_i(input, c) = \text{TRUE} \vee \right) \\ \Rightarrow & \dots \\ & C\_i(input, c) = \text{TRUE} \end{aligned}$$

- Since the guard are mutually exclusive, it can be reduced to:

$$\begin{aligned} & GC\_i(input, c) \\ & C\_i(input, c) = \text{TRUE} \\ \Rightarrow & C\_i(input, c) = \text{TRUE} \end{aligned}$$

$$\begin{aligned}
 & GC\_i(input, c) \\
 \neg & \left( \begin{array}{c} \dots \vee \\ GC\_i(input, c) \wedge C\_i(input, c) = \text{TRUE} \end{array} \right) \\
 \Rightarrow & C\_i(input, c) = \text{FALSE}
 \end{aligned}$$

- Equivalently:

$$\begin{aligned}
 & GC\_i(input, c) \\
 \dots & (\neg GC\_i(input, c) \vee C\_i(input, c) = \text{FALSE}) \\
 \dots & \\
 \Rightarrow & C\_i(input, c) = \text{FALSE}
 \end{aligned}$$

- Reducing to:

$$\begin{aligned}
 & GC\_i(input, c) \\
 \dots & C\_i(input, c) = \text{FALSE} \\
 \dots & \\
 \Rightarrow & C\_i(input, c) = \text{FALSE}
 \end{aligned}$$

- The circuit events are **deadlock free** (disjunction of guards holds)
- They have **identical actions**,
- They can all be **merged into a single event** as follows:

```
circuit_event
  when
    mode = cir
  then
    mode := env
    c := bool 
$$\left( \begin{array}{c} \dots \vee \\ GC\_i(input, c) \wedge C\_i(input, c) = \text{TRUE} \vee \\ \dots \end{array} \right)$$

    output := bool 
$$\left( \begin{array}{c} \dots \vee \\ GC\_i(input, c) \wedge O\_i(input, c) = \text{TRUE} \vee \\ \dots \end{array} \right)$$

  end
```

- **Merging** consists of making a **single circuit** with **several** having the **same actions**:
  - **disjunction of guards** (here TRUE because of deadlock freeness)
  - **same identical action**

- When  $C_i(input, c)$  is syntactically equal to TRUE then  $C_i(input, c) = \text{TRUE}$  can be removed,

```
circuit_event
when
    mode = cir
then
    mode := env
    c := bool ( ... ∨
                GC_i(input, c) ∧ TRUE = TRUE ∨
                ...
                )
    output := bool ( ... ∨
                     GC_i(input, c) ∧ O_i(input, c) = TRUE ∨
                     ...
                     )
end
```

- Same for  $O_i(input, c)$

- When  $C_i(input, c)$  is syntactically equal to FALSE then  $GC\_i(input, c) \wedge C_i(input, c) = \text{TRUE}$  can be removed.

```
circuit_event
when
    mode = cir
then
    mode := env
    c := bool  $\left( \begin{array}{c} \dots \vee \\ GC\_i(input, c) \wedge \text{FALSE} = \text{TRUE} \vee \\ \dots \end{array} \right)$ 
    output := bool  $\left( \begin{array}{c} \dots \vee \\ GC\_i(input, c) \wedge O\_i(input, c) = \text{TRUE} \vee \\ \dots \end{array} \right)$ 
end
```

- Same for  $O\_i(input, c)$

**set:**  $MODE$

**constants:**  $env$   
 $cir$

**axm\_1:**  $\text{partition}(MODE, \{env\}, \{cir\})$

**variables:**  $input1$   
 $input2$   
 $output$

**inv0\_1:**  $input1 \in \text{BOOL}$   
**inv0\_2:**  $input2 \in \text{BOOL}$   
**inv0\_3:**  $output \in \text{BOOL}$

```
env1
when
    mode = env
then
    mode := cir
    input1 :∈ BOOL
    input2 :∈ BOOL
end
```

cir1

```
when  
  mode = cir  
  input_1 = TRUE  
  input_2 = TRUE  
then  
  mode := env  
  output := TRUE  
end
```

cir2

```
when  
  mode = cir  
  input_1 = TRUE  
  input_2 = FALSE  
then  
  mode := env  
  output := TRUE  
end
```

cir3

```
when  
  mode = cir  
  input_1 = FALSE  
  input_2 = TRUE  
then  
  mode := env  
  output := TRUE  
end
```

cir4

```
when  
  mode = cir  
  input_1 = FALSE  
  input_2 = FALSE  
then  
  mode := env  
  output := FALSE  
end
```

- the **circuit** variables must all be **boolean**,
- the **inputs** must be **boolean**,
- the **outputs** must be **boolean**,
- the **circuit** must be **deadlock free**,

- the circuit must be **internally deterministic** (variable assignments),
- the circuit must be **externally deterministic** (guards),
- the **environment does not access the circuit variables**,
- the **circuit does not access the environment variables**.

# A Trivial Example: the Circuit Events

40

```
cir1
when
  mode = cir
  input_1 = TRUE
  input_2 = TRUE
then
  mode := env
  output := TRUE
end
```

```
cir2
when
  mode = cir
  input_1 = TRUE
  input_2 = FALSE
then
  mode := env
  output := TRUE
end
```

```
cir3
when
  mode = cir
  input_1 = FALSE
  input_2 = TRUE
then
  mode := env
  output := TRUE
end
```

```
cir4
when
  mode = cir
  input_1 = FALSE
  input_2 = FALSE
then
  mode := env
  output := FALSE
end
```


bool  $\left( \begin{array}{l} (input_1 = \text{TRUE} \wedge input_2 = \text{TRUE} \wedge \text{TRUE} = \text{TRUE}) \vee \\ (input_1 = \text{TRUE} \wedge input_2 = \text{FALSE} \wedge \text{TRUE} = \text{TRUE}) \vee \\ (input_1 = \text{FALSE} \wedge input_2 = \text{TRUE} \wedge \text{TRUE} = \text{TRUE}) \vee \\ (input_1 = \text{FALSE} \wedge input_2 = \text{FALSE} \wedge \text{FALSE} = \text{TRUE}) \end{array} \right)$

$$\text{bool} \left( \begin{array}{l} (\text{input\_1} = \text{TRUE} \wedge \text{input\_2} = \text{TRUE} \wedge \text{TRUE} = \text{TRUE}) \vee \\ (\text{input\_1} = \text{TRUE} \wedge \text{input\_2} = \text{FALSE} \wedge \text{TRUE} = \text{TRUE}) \vee \\ (\text{input\_1} = \text{FALSE} \wedge \text{input\_2} = \text{TRUE} \wedge \text{TRUE} = \text{TRUE}) \vee \\ (\text{input\_1} = \text{FALSE} \wedge \text{input\_2} = \text{FALSE} \wedge \text{FALSE} = \text{TRUE}) \end{array} \right)$$


reducing to:

$$\text{bool}(\text{input\_1} = \text{TRUE} \vee \text{input\_2} = \text{TRUE})$$

```
or_gate
refines
  cir1
  cir2
  cir3
  cir4
when
  mode = cir
then
  mode := env
  output := bool (input_1 = TRUE ∨ input_2 = TRUE)
end
```



- The lamp must **flash once** between button **depression** and subsequent **release**.



- The flash may occur **very early**: just after button depression
- or in **between** button **depression** and subsequent **release**
- or **very late**: just after button release
- We have a certain **non-determinacy**

**set:**  $MODE$

**constants:**  $env$   
 $cir$

**axm\_1:**  $\text{partition}(MODE, \{env\}, \{cir\})$

- *push*: number of times the button is depressed
- *pop*: number of times the button is released

**variables:**  $mode, push, pop$

**inv0\_1:**  $mode \in MODE$

**inv0\_2:**  $push \in \mathbb{N}$

**inv0\_3:**  $pop \in \mathbb{N}$

**inv0\_4:**  $pop \leq push$

**inv0\_5:**  $push \leq pop + 1$

In other words:

$$push \in \{pop, pop + 1\}$$

- *flash*: number of times the lamp **flashes**

**variables:**  $\dots, flash$

**inv0\_6:**  $flash \in \mathbb{N}$

**inv0\_7:**  $flash \leq push$

**inv0\_8:**  $push \leq flash + 1$

- In other words:

$$push \in \{flash, flash + 1\}$$

env1

**when**

*mode* = *env*

*pop* = *push*

**then**

*mode* := *cir*

*push* := *push* + 1

**end**

env2

**when**

*mode* = *env*

*pop* ≠ *push*

**then**

*mode* := *cir*

*pop* := *pop* + 1

**end**

env3

**when**

*mode* = *env*

**then**

*mode* := *cir*

**end**

init

*mode* := *env*


*push* := 0

*pop* := 0


*flash* := 0

```
cir1
when
  mode = cir
  push ≠ flash
then
  mode := env
  flash := flash + 1
end
```


- Button has been depressed and **flash** not done yet
- Notice that button **might have been just released** ( $push = pop$ )




Case 1




Case 2




Case 1




Case 1




Case 2




Case 3



Case 1



Case 2




Case 3


Condition *A*:  $push = pop \wedge push = flash$

Condition *B*:  $push \neq pop \wedge push \neq flash$


Condition *C*:  $push \neq pop \wedge push = flash$



Case 1



Case 2



Case 3

Condition *A*:  $\text{push} = \text{pop} \wedge \text{push} = \text{flash}$

Condition *B*:  $\text{push} \neq \text{pop} \wedge \text{push} \neq \text{flash}$

Condition *C*:  $\text{push} \neq \text{pop} \wedge \text{push} = \text{flash}$

- Guard of "do-nothing":

$$A \vee B \vee C \Leftrightarrow \text{push} \neq \text{pop} \vee \text{push} = \text{flash}$$

cir2

**when**

$mode = cir$

$push \neq pop \vee push = flash$

**then**

$mode := env$

**end**

- We cannot prove that the event env1 preserves invariant inv0\_8

```
env1
when
  mode = env
  pop = push
then
  mode := cir
  push := push + 1
end
```

inv0\_7:  $flash \leq push$   
inv0\_8:  $push \leq flash + 1$

- The following invariant has to be added:

inv0\_9:  $mode = env \wedge pop = push \Rightarrow push + 1 \leq flash + 1$

- That is (according to inv0\_7):

inv0\_9:  $mode = env \wedge pop = push \Rightarrow push = flash$

```
cir1
```

```
when  
  mode = cir  
  push ≠ flash  
then  
  mode := env  
  flash := flash + 1  
end
```

```
cir2
```

```
when  
  mode = cir  
  push ≠ pop ∨ push = flash  
then  
  mode := env  
end
```

- The guard are **both true** when  $push \neq flash$  and  $push \neq pop$  both hold
  - When the flash has not yet occurred ( $push \neq flash$ )
  - When we are in between a depression and release ( $push \neq pop$ )
- We can either **flash** (cir1) or **do nothing** (cir2)

```
cir1
when
  mode = cir
  push ≠ flash
then
  mode := env
  flash := flash + 1
end
```

```
cir2
when
  mode = cir
  push ≠ pop ∨ push = flash
then
  mode := env
end
```

- Two solutions:
  - removing  $\text{push} \neq \text{pop}$  in cir2
  - adding  $\text{push} = \text{pop}$  in cir1
- First solution: flashing as **early** as possible
- Second solution: flashing as **late** as possible

```
cir1_PULSER1
```

```
when
```

```
  mode = cir
```

```
  push ≠ flash
```

```
then
```

```
  mode := env
```

```
  flash := flash + 1
```

```
end
```

```
cir2_PULSER1
```

```
when
```

```
  mode = cir
```

```
  push = flash
```

```
then
```

```
  mode := env
```

```
end
```

- Early flash: as soon as *push* is different from *flash*  
(just after depressing the button)

```
cir1_PULSER2
```

**when**

*mode* = *cir*

*push* = *pop*  $\wedge$  *push*  $\neq$  *flash*

**then**

*mode* := *env*

*flash* := *flash* + 1

**end**

```
cir2_PULSER2
```

**when**

*mode* = *cir*

*push*  $\neq$  *pop*  $\vee$  *push* = *flash*

**then**

*mode* := *env*

**end**

- Late flash: both *push* and *pop* are the same
- Button release has occurred
- But the *flash* has not yet occurred

- Introducing boolean Input and Output

**variables:**  $mode, input, output$

**inv2\_1:**  $input \in \text{BOOL}$

**inv2\_2:**  $output \in \text{BOOL}$

(abstract)-env1  
**when**  
    *mode* = *env*  
    *pop* = *push*  
**then**  
    *mode* := *cir*  
    *push* := *push* + 1  
**end**

(abstract)-env2  
**when**  
    *mode* = *env*  
    *pop* ≠ *push*  
**then**  
    *mode* := *cir*  
    *pop* := *pop* + 1  
**end**

(abstract)-env3  
**when**  
    *mode* = *env*  
**then**  
    *mode* := *cir*  
**end**

env1  
**when**  
    *mode* = *env*  
    *input* = FALSE  
**then**  
    *mode* := *cir*  
    *input* := TRUE  
**end**

env2  
**when**  
    *mode* = *env*  
    *input* = TRUE  
**then**  
    *mode* := *cir*  
    *input* := FALSE  
**end**

env3  
**when**  
    *mode* = *env*  
**then**  
    *mode* := *cir*  
**end**

**inv2\_3:**    *input* = TRUE     $\Leftrightarrow$     *pop* ≠ *push*

```
(abstract-)cir1_PULSER1
when
  mode = cir
  push ≠ flash
then
  mode := env
  flash := flash + 1
end
```

```
(abstract-)cir2_PULSER1
when
  mode = cir
  push = flash
then
  mode := env
end
```

**variables:** ..., reg

**inv2\_4:** reg ∈ BOOL

**invi2\_5:** mode = env ⇒ reg = input

- Variable *reg* records the previous value of *input*

```
cir1_PULSER1
when
  mode = cir
  input = TRUE ∧ reg = FALSE
  /* push just changed */
then
  mode := env
  output := TRUE
  reg := input
end
```

```
cir2_PULSER1
when
  mode = cir
  input = FALSE ∨ reg = TRUE
then
  mode := env
  output := FALSE
  reg := input
end
```

```
(abstract-)cir1_PULSER1
when
  mode = cir
  push ≠ flash
then
  mode := env
  flash := flash + 1
end
```

```
(abstract-)cir2_PULSER1
when
  mode = cir
  push = flash
then
  mode := env
end
```

```
cir1_PULSER1
when
  mode = cir
  input = TRUE ∧ reg = FALSE
then
  mode := env
  output := TRUE
  reg := input
end
```

```
cir2_PULSER1
when
  mode = cir
  input = FALSE ∨ reg = TRUE
then
  mode := env
  output := FALSE
  reg := input
end
```

**inv2\_PULSER1\_6:**  $mode = cir \Rightarrow \left( \begin{array}{l} input = \text{TRUE} \wedge reg = \text{FALSE} \\ \Leftrightarrow \\ push \neq flash \end{array} \right)$

```
(abstract-)cir1_PULSER2
```

```
when
  mode = cir
  push = pop  $\wedge$  push  $\neq$  flash
then
  mode := env
  flash := flash + 1
end
```

```
(abstract-)cir2_PULSER2
```

```
when
  mode = cir
  push  $\neq$  pop  $\vee$  push = flash
then
  mode := env
end
```

```
cir1_PULSER2
```

```
when
  mode = cir
  input = FALSE  $\wedge$  reg = TRUE
  /* pop just changed */
then
  mode := env
  output := TRUE
  reg := input
end
```

```
cir2_PULSER2
```

```
when
  mode = cir
  input = TRUE  $\vee$  reg = FALSE
then
  mode := env
  output := FALSE
  reg := input
end
```

inv2\_PULSER2\_6:

$$mode = cir \Rightarrow \left( \begin{array}{l} \text{input} = \text{FALSE} \wedge \text{reg} = \text{TRUE} \\ \Leftrightarrow \\ \text{push} \neq \text{flash} \wedge \text{push} = \text{pop} \end{array} \right)$$

- the **circuit** variables must all be **boolean**,
- the **inputs** must be **boolean**,
- the **outputs** must be **boolean**,
- the **circuit** must be **deadlock free**,

- the circuit must be internally deterministic (variable assignments),
- the circuit must be externally deterministic (guards),
- the environment does not access the circuit variables,
- the circuit does not access the environment variables.

cir1\_PULSER1

```
when
  mode = cir
  input = TRUE ∧ reg = FALSE
then
  mode := env
  output := TRUE
  reg := input
end
```

cir2\_PULSER1

```
when
  mode = cir
  input = FALSE ∨ reg = TRUE
then
  mode := env
  output := FALSE
  reg := input
end
```

PULSER1

```
when
  mode = cir
then
  mode := env
  output := bool((input = TRUE ∧ reg = FALSE ∧ TRUE = TRUE) ∨
                 ((input = FALSE ∨ reg = TRUE) ∧ FALSE = TRUE))

  reg    := bool((input = TRUE ∧ reg = FALSE ∧ input = TRUE) ∨
                 ((input = FALSE ∨ reg = TRUE) ∧ input = TRUE))
end
```

PULSER1

**when**

*mode = cir*


**then**

*mode := env*

*output := bool(input = TRUE  $\wedge$  reg = FALSE)*

*reg := bool(input = TRUE)*

**end**



cir1\_PULSER2

**when**  
    *mode* = *cir*  
    *input* = FALSE  $\wedge$  *reg* = TRUE  
**then**  
        *mode* := *env*  
        *output* := TRUE  
        *reg* := *input*  
**end**

cir2\_PULSER2

**when**  
    *mode* = *cir*  
    *input* = TRUE  $\vee$  *reg* = FALSE  
**then**  
        *mode* := *env*  
        *output* := FALSE  
        *reg* := *input*  
**end**

PULSER2

**when**  
    *mode* = *cir*  
**then**  
    *mode* := *env*  
    *output* := bool((*input* = FALSE  $\wedge$  *reg* = TRUE  $\wedge$  TRUE = TRUE)  $\vee$   
                      ((*input* = TRUE  $\vee$  *reg* = FALSE)  $\wedge$  FALSE = TRUE))  
  
    *reg*     := bool((*input* = FALSE  $\wedge$  *reg* = TRUE  $\wedge$  *input* = TRUE)  $\vee$   
                      ((*input* = TRUE  $\vee$  *reg* = FALSE)  $\wedge$  *input* = TRUE))  
**end**

PULSER2

**when**

*mode* = *cir*


**then**

*mode* := *env*


*output* := bool(*input* = FALSE  $\wedge$  *reg* = TRUE)

*reg* := bool(*input* = TRUE)


**end**





- Pulser1





- Pulser2






















































































The circuit has two boolean inputs  $i_1$  and  $i_2$  and two boolean outputs  $o_1$  and  $o_2$

FUN-1

A TRUE input means a user, associated with that input, is asking for a certain resource

FUN-2

The circuit reacts positively to a request by setting the corresponding output to TRUE

FUN-3

The circuit can react positively to **one request only at a time** (mutual exclusion)

FUN-4

Each user frees the resource immediately

FUN-5

A requesting user **cannot be postponed indefinitely**

FUN-6

A user asking for a resource continues to ask for it as long as it is not served

FUN-7

The resource cannot be granted without a user asking for it

FUN-8



- $r_i$  denotes the number of requests made by user  $i$
- $a_i$  denotes the number of acknowledgements made by the circuit for user  $i$

- $r_i$  number of requests made so far by user  $i$
- $a_i$  number of acknowledgements made so far for user  $i$

**variables:**  $r1, r2, a1, a2$

**inv0\_1:**  $r1 \in \mathbb{N}$

**inv0\_2:**  $r2 \in \mathbb{N}$

**inv0\_3:**  $a1 \in \mathbb{N}$

**inv0\_4:**  $a2 \in \mathbb{N}$

**inv0\_5:**  $a1 \leq r1$

**inv0\_6:**  $r1 \leq a1 + 1$

**inv0\_7:**  $a2 \leq r2$

**inv0\_8:**  $r2 \leq a2 + 1$

- Number of requests greater or equal to the number of acks.  
(no spurious acks)
- The number of requests never exceeds the number of ack.  
by more than 1 (users never quit without being served)

- A requesting user never starves

**variables:**  $p1, p2$

- $pi = \text{TRUE}$  means user  $i$  waits to be served

**inv0\_9:**  $p1 \in \text{BOOL}$

**inv0\_10:**  $p2 \in \text{BOOL}$

**inv0\_11:**  $p1 = \text{FALSE} \vee p2 = \text{FALSE}$

**inv0\_12:**  $\text{mode} = env \Rightarrow (r1 = a1 \Leftrightarrow p1 = \text{FALSE})$

**inv0\_13:**  $\text{mode} = env \Rightarrow (r2 = a2 \Leftrightarrow p2 = \text{FALSE})$

- Asking for user 1 or for user 2

env1

**when**

*mode* = *env*

*r*1 = *a*1

**then**

*mode* := *cir*

*r*1 := *r*1 + 1

**end**

env2

**when**

*mode* = *env*

*r*2 = *a*2

**then**

*mode* := *cir*

*r*2 := *r*2 + 1

**end**

- Asking for both users

env3

**when**

*mode = env*

*r1 = a1*

*r2 = a2*

**then**

*mode := cir*

*r1 := r1 + 1*

*r2 := r2 + 1*

**end**

env0

**when**

*mode = env*

**then**

*mode := cir*

**end**

- Note the last "do-nothing" event

cir1

**when**

$mode = cir$

$r1 \neq a1$

$p2 = \text{FALSE}$

**then**

$mode := env$

$a1 := a1 + 1$

$p1 := \text{FALSE}$

$p2 := \text{bool}(r2 \neq a2)$

**end**

cir2

**when**

$mode = cir$

$r2 \neq a2$

$p1 = \text{FALSE}$

**then**

$mode := env$

$a2 := a2 + 1$

$p2 := \text{FALSE}$

$p1 := \text{bool}(r1 \neq a1)$

**end**

- Notice the external non-determinacy

- A circuit "do-nothing" event

```
cir0
when
  mode = cir
  r1 = a1
  r2 = a2
then
  mode := env
  p1 := FALSE
  p2 := FALSE
end
```

$$\text{mode} = \text{cir} \Rightarrow \left( \begin{array}{l} r1 \neq a1 \wedge p2 = \text{FALSE} \vee \\ r2 \neq a2 \wedge p1 = \text{FALSE} \vee \\ r1 = a1 \wedge r2 = a2 \end{array} \right)$$

We have to add the following invariants:

$$\text{inv0\_14: } \text{mode} = \text{cir} \Rightarrow (r1 = a1 \Rightarrow p1 = \text{FALSE})$$

$$\text{inv0\_15: } \text{mode} = \text{cir} \Rightarrow (r2 = a2 \Rightarrow p2 = \text{FALSE})$$

- 53 proofs
- All automatic

- Inputs  $r_1$  and  $r_2$  are not boolean
- Outputs  $a_1$  and  $a_2$  are not boolean
- Circuit reads its outputs  $a_1$  and  $a_2$
- Circuit is externally non-deterministic

- Delivering boolean outputs  $o1$  and  $o2$  (the offsets to  $a1$  and  $a2$ )
- Pushing  $a1$  and  $a2$  outside of the circuit:  $b1$  and  $b2$
- $b1$  and  $b2$  are slightly shifted

**variables:**  $b1, o1,$   
 $b2, o2$

**inv1\_1:**  $b1 \in \mathbb{N}$   
**inv1\_2:**  $o1 \in \text{BOOL}$   
**inv1\_3:**  $b2 \in \mathbb{N}$   
**inv1\_4:**  $o2 \in \text{BOOL}$

- Transforming a boolean into a number (0 or 1)

**constants:**  $b_{\_2\_{01}}$

**prp1\_1:**  $b_{\_2\_{01}} \in \text{BOOL} \rightarrow \{0, 1\}$

**prp1\_2:**  $b_{\_2\_{01}}(\text{TRUE}) = 1$

**prp1\_3:**  $b_{\_2\_{01}}(\text{FALSE}) = 0$

**inv1\_5:**  $mode = cir \Rightarrow a1 = b1$

**inv1\_6:**  $mode = cir \Rightarrow a2 = b2$

**inv1\_7:**  $mode = env \Rightarrow a1 = b1 + b_{\_2\_01}(o1)$

**inv1\_8:**  $mode = env \Rightarrow a2 = b2 + b_{\_2\_01}(o2)$

env1

**when**

*mode* = *env*

*r1* = *b1* + *b\_2\_01(o1)*

**then**

*mode* := *cir*

*r1* := *r1* + 1

*b1* := *b1* + *b\_2\_01(o1)*

*b2* := *b2* + *b\_2\_01(o2)*

**end**

env2

**when**

*mode* = *env*

*r2* = *b2* + *b\_2\_01(o2)*

**then**

*mode* := *cir*

*r2* := *r2* + 1

*b1* := *b1* + *b\_2\_01(o1)*

*b2* := *b2* + *b\_2\_01(o2)*

**end**

env3

**when**

*mode* = *env*

*r*1 = *b*1 + *b*\_2\_01(*o*1)

*r*2 = *b*2 + *b*\_2\_01(*o*2)

**then**

*mode* := *cir*

*r*1 := *r*1 + 1

*r*2 := *r*2 + 1

*b*1 := *b*1 + *b*\_2\_01(*o*1)

*b*2 := *b*2 + *b*\_2\_01(*o*2)

**end**

(abstract-)env3

**when**

*mode* = *env*

*r*1 = *a*1

*r*2 = *a*2

**then**

*mode* := *cir*

*r*1 := *r*1 + 1

*r*2 := *r*2 + 1

**end**

**inv1\_7:** *mode* = *env*  $\Rightarrow$  *a*1 = *b*1 + *b*\_2\_01(*o*1)

**inv1\_8:** *mode* = *env*  $\Rightarrow$  *a*2 = *b*2 + *b*\_2\_01(*o*2)

```
cir1
when
  mode = cir
  r1 ≠ b1
  p2 = FALSE
then
  mode := env
  o1 := TRUE
  o2 := FALSE
  p1 := FALSE
  p2 := bool(r2 ≠ b2)
end
```

```
(abstract-)cir1
when
  mode = cir
  r1 ≠ a1
  p2 = FALSE
then
  mode := env
  a1 := a1 + 1
  p1 := FALSE
  p2 := bool(r2 ≠ a2)
end
```

inv1\_5:  $mode = cir \Rightarrow a1 = b1$

inv1\_6:  $mode = cir \Rightarrow a2 = b2$

cir2

**when**

$mode = cir$

$r2 \neq b2$

$p1 = \text{FALSE}$

**then**

$mode := env$

$o1 := \text{FALSE}$

$o2 := \text{TRUE}$

$p1 := \text{bool}(r1 \neq b1)$

$p2 := \text{FALSE}$

**end**

cir0

**when**

$mode = cir$

$r1 = b1$

$r2 = b2$

**then**

$mode := env$

$o1 := \text{FALSE}$

$o2 := \text{FALSE}$

$p1 := \text{FALSE}$

$p2 := \text{FALSE}$

**end**

- 57 Proofs
- all automatic

- Inputs are not boolean:  $r_1$  and  $r_2$
- Circuit is accessing environment variables:  $b_1$  and  $b_2$
- Circuit still externally non-deterministic

- Introducing boolean inputs  $i1$  and  $i2$ .

**variables:**  $i1, i2$

**inv2\_1:**  $i1 \in \text{BOOL}$

**inv2\_2:**  $i2 \in \text{BOOL}$

- Gluing Invariant:

**inv2\_2:**  $mode = cir \Rightarrow (i1 = \text{FALSE} \Leftrightarrow r1 = b1)$

**inv2\_3:**  $mode = cir \Rightarrow (i2 = \text{FALSE} \Leftrightarrow r2 = b2)$

cir1

**when**

$mode = cir$

$i1 = \text{TRUE}$

$p2 = \text{FALSE}$

**then**

$mode := env$

$o1 := \text{TRUE}$

$o2 := \text{FALSE}$

$p1 := \text{FALSE}$

$p2 := i2$

**end**

(abstract-)cir1

**when**

$mode = cir$

$r1 \neq b1$

$p2 = \text{FALSE}$

**then**

$mode := env$

$o1 := \text{TRUE}$

$o2 := \text{FALSE}$

$p1 := \text{FALSE}$

$p2 := \text{bool}(r2 \neq b2)$

**end**

**inv2\_2:**  $mode = cir \Rightarrow (i1 = \text{FALSE} \Leftrightarrow r1 = b1)$

**inv2\_3:**  $mode = cir \Rightarrow (i2 = \text{FALSE} \Leftrightarrow r2 = b2)$

cir2

**when**

*mode* = *cir*

*i*2 = TRUE

*p*1 = FALSE

**then**

*mode* := *env*

*o*1 := FALSE

*o*2 := TRUE

*p*1 := *i*1

*p*2 := FALSE

**end**

cir0

**when**

*mode* = *cir*

*i*1 = FALSE

*i*2 = FALSE

**then**

*mode* := *env*

*o*1 := FALSE

*o*2 := FALSE

*p*1 := FALSE

*p*2 := FALSE

**end**

- 26 Proofs
- All automatic

- Circuit still non-deterministic

- Removing variables  $p1$

cir1

```
when
  mode = cir
  i1 = TRUE
  p2 = FALSE
then
  mode := env
  o1 := TRUE
  o2 := FALSE
  p2 := i2
end
```

cir2

```
when
  mode = cir
  i2 = TRUE
   $\neg(i1 = \text{TRUE} \wedge p2 = \text{FALSE})$ 
then
  mode := env
  o1 := FALSE
  o2 := TRUE
  p2 := FALSE
end
```

```
cir0
when
  mode = cir
  i1 = FALSE
  i2 = FALSE
then
  mode := env
  o1 := FALSE
  o2 := FALSE
  p2 := FALSE
end
```

$$\begin{aligned} \text{thm3\_1: } & mode = cir \\ \Rightarrow & \left( \begin{array}{l} i1 = \text{TRUE} \wedge p2 = \text{FALSE} \end{array} \right) \vee \\ & \left( \begin{array}{l} i2 = \text{TRUE} \wedge \neg(i1 = \text{TRUE} \wedge p2 = \text{FALSE}) \end{array} \right) \vee \\ & \left( \begin{array}{l} i1 = \text{FALSE} \wedge i2 = \text{FALSE} \end{array} \right) \end{aligned}$$

- Note that the circuit is now clearly deterministic

- 5 proofs
- All automatic
- Total: 136 proofs


```
cir1
when
  mode = cir
  i1 = TRUE
  p2 = FALSE
then
  mode := env
  o1 := TRUE
  o2 := FALSE
  p2 := i2
end
```

```
cir2
when
  mode = cir
  i2 = TRUE
   $\neg (i1 = \text{TRUE} \wedge p2 = \text{FALSE})$ 
then
  mode := env
  o1 := FALSE
  o2 := TRUE
  p2 := FALSE
end
```


```
cir0
when
  mode = cir
  i1 = FALSE
  i2 = FALSE
then
  mode := env
  o1 := FALSE
  o2 := FALSE
  p2 := FALSE
end
```

```
arbiter
when
  mode = cir
then
  mode := env
  o1 := bool( i1 = TRUE  $\wedge$  p2 = FALSE )
  o2 := bool( i2 = TRUE  $\wedge$   $\neg (i1 = \text{TRUE} \wedge p2 = \text{FALSE})$  )
  p2 := bool( i1 = TRUE  $\wedge$  p2 = FALSE  $\wedge$  i2 = TRUE )
end
```

```
arbiter
when
  mode = cir
then
  mode := env
  o1 := bool( i1 = TRUE ∧ p2 = FALSE )
  o2 := bool( i2 = TRUE ∧ ¬(i1 = TRUE ∧ p2 = FALSE) )
  p2 := bool( i1 = TRUE ∧ p2 = FALSE ∧ i2 = TRUE )
end
```




- This example is due to Mead and Conway
- Various traffic lights are situated at the crossing between
  - a small road
  - a main road
- Purpose: to give some priority to the traffic on the main road
- Cars on the small road are detected by appropriate sensors



**MAIN**

**ROAD**



- **P1:** Main rd. loses priority **when cars are present on the small rd.**
- **P2:** The loss of priority by main rd. occurs **only after a LONG delay**  
(even if some cars are present on small road)
- **P3:** Small road loses priority **when there are no cars on it**
- **P4:** Small road also loses priority **after the same LONG delay**  
(even if some cars are present on small road)

- L1: Traffic lights **transitions** are as usual:


- green       $\rightsquigarrow$       orange
- orange       $\rightsquigarrow$       red
- red           $\rightsquigarrow$       green

- L2: An orange light turns red automatically **after a SMALL delay**

- L3: When one light is **green or orange**, then **the other is red**

- Rules **P1** to **P4** are dealing with **traffic priorities**
- Rules **L1** to **L3** are dealing with **traffic lights**
- These questions seem to be **independent**
- Making two distinct circuits
  - a **Priority** circuit
  - a **Light** circuit
- **Connecting** the two circuits





**variables:**  $car, clk,$   
 $chg, prt$

**inv0\_1:**  $car \in \text{BOOL}$

**inv0\_2:**  $clk \in \text{BOOL}$

**inv0\_3:**  $chg \in \text{BOOL}$

**inv0\_4:**  $prt \in \text{BOOL}$

- $prt = \text{FALSE}$  means priority on the **main road**
- $prt = \text{TRUE}$  means priority on the **small road**
- $clk = \text{TRUE}$  means long **delay is over**

```
main_to_small  
when  
    mode = cir  
    prt = FALSE  
    car = TRUE  
    clk = TRUE  
then  
    mode := env  
    prt := TRUE  
    chg := TRUE  
end
```

- Priority on main road
- Some cars on small road
- Long delay is over

```
small_to_main
when
    mode = cir
    prt = TRUE
    car = FALSE ∨ clk = TRUE
then
    mode := env
    prt := FALSE
    chg := TRUE
end
```

- Priority on small road
- No cars on small road or long delay is over

```
do_nothing_1
```

```
when
```

```
  mode = cir
```

```
  prt = FALSE
```

```
  car = FALSE ∨ clk = FALSE
```

```
then
```

```
  mode := env
```

```
  chg := FALSE
```

```
end
```

```
do_nothing_2
```

```
when
```

```
  mode = cir
```

```
  prt = TRUE
```

```
  car = TRUE
```

```
  clk = FALSE
```

```
then
```

```
  mode := env
```

```
  chg := FALSE
```

```
end
```

- Priority on main road
- No car on small road or delay is not over

- Priority on small road
- Car on small road
- Delay not over

```
env1
when
  mode = env
then
  mode := cir
  car : $\in$  BOOL
  clk : $\in$  BOOL
end
```

**thm0\_1:**  $mode = cir$

$\Rightarrow$

$$\left( \begin{array}{l} prt = \text{FALSE} \wedge car = \text{TRUE} \wedge clk = \text{TRUE} \vee \\ prt = \text{TRUE} \wedge (car = \text{FALSE} \vee clk = \text{TRUE}) \vee \\ prt = \text{FALSE} \wedge (car = \text{FALSE} \vee clk = \text{FALSE}) \vee \\ prt = \text{TRUE} \wedge car = \text{TRUE} \wedge clk = \text{FALSE} \end{array} \right)$$

- The circuit is deterministic

```
main_to_small
when
  mode = cir
  prt = FALSE
  car = TRUE
  clk = TRUE
then
  mode := env
  prt := TRUE
  chg := TRUE
end
```

```
small_to_main
when
  mode = cir
  prt = TRUE
  car = FALSE ∨
  clk = TRUE
then
  mode := env
  prt := FALSE
  chg := TRUE
end
```

```
do_nothing_1
when
  mode = cir
  prt = FALSE
  car = FALSE ∨
  clk = FALSE
then
  mode := env
  chg := FALSE
  prt := FALSE
end
```

```
do_nothing_2
when
  mode = cir
  prt = TRUE
  car = TRUE
  clk = FALSE
then
  mode := env
  chg := FALSE
  prt := TRUE
end
```

```
priority
when
  mode = cir
then
  mode := env
  prt := bool  $\left( \begin{array}{l} (prt = \text{FALSE} \wedge car = \text{TRUE} \wedge clk = \text{TRUE}) \vee \\ (prt = \text{TRUE} \wedge car = \text{TRUE} \wedge clk = \text{FALSE}) \end{array} \right)$ 
  chg := bool  $\left( \begin{array}{l} (prt = \text{FALSE} \wedge car = \text{TRUE} \wedge clk = \text{TRUE}) \vee \\ (prt = \text{TRUE} \wedge (car = \text{FALSE} \vee clk = \text{TRUE})) \end{array} \right)$ 
end
```

```

priority
when
  mode = cir
then
  mode := env
  prt := bool  $\left( \begin{array}{l} (prt = \text{FALSE} \wedge car = \text{TRUE} \wedge clk = \text{TRUE}) \vee \\ (prt = \text{TRUE} \wedge car = \text{TRUE} \wedge clk = \text{FALSE}) \end{array} \right)$ 
  chg := bool  $\left( \begin{array}{l} (prt = \text{FALSE} \wedge car = \text{TRUE} \wedge clk = \text{TRUE}) \vee \\ (prt = \text{TRUE} \wedge (car = \text{FALSE} \vee clk = \text{TRUE})) \end{array} \right)$ 
end

```

```

priority
when
  mode = cir
then
  mode := env
  prt := bool  $\left( \begin{array}{l} (prt = \text{TRUE} \wedge \neg \left( \begin{array}{l} (car = \text{TRUE} \wedge clk = \text{TRUE}) \vee \\ (car = \text{FALSE} \wedge prt = \text{TRUE}) \end{array} \right) \vee \\ (prt = \text{FALSE} \wedge \left( \begin{array}{l} (car = \text{TRUE} \wedge clk = \text{TRUE}) \vee \\ (car = \text{FALSE} \wedge prt = \text{TRUE}) \end{array} \right)) \end{array} \right)$ 
  chg := bool  $\left( \begin{array}{l} (car = \text{TRUE} \wedge clk = \text{TRUE}) \vee \\ (car = \text{FALSE} \wedge prt = \text{TRUE}) \end{array} \right)$ 
end

```

```

priority
when
  mode = cir
then
  mode := env
  prt := bool  $\begin{cases} (prt = \text{TRUE} \wedge \neg \left( \begin{array}{l} (car = \text{TRUE} \wedge clk = \text{TRUE}) \\ (car = \text{FALSE} \wedge prt = \text{TRUE}) \end{array} \right) \vee ) \\ (prt = \text{FALSE} \wedge \left( \begin{array}{l} (car = \text{TRUE} \wedge clk = \text{TRUE}) \\ (car = \text{FALSE} \wedge prt = \text{TRUE}) \end{array} \right) \vee ) \end{cases}$ 
  chg := bool  $\begin{cases} (car = \text{TRUE} \wedge clk = \text{TRUE}) \vee \\ (car = \text{FALSE} \wedge prt = \text{TRUE}) \end{cases}$ 
end

```



This circuit is interesting because it contains three times the same fragment:

$$\begin{aligned} & (car = \text{TRUE} \wedge clk = \text{TRUE}) \vee \\ & (car = \text{FALSE} \wedge prt = \text{TRUE}) \end{aligned}$$

- The previous circuit contains several occurrences of the following fragment:

$$(P \wedge Q) \vee (\neg P \wedge R)$$


- This will be economically represented by a special "IF-gate".
- Such a gate is pictorially represented and defined as follows:




```


priority
when
    mode = cir
then
    mode := env
    prt := bool  $\begin{cases} (prt = \text{TRUE} \wedge \neg \left( \begin{array}{l} (car = \text{TRUE} \wedge clk = \text{TRUE}) \\ (car = \text{FALSE} \wedge prt = \text{TRUE}) \end{array} \right) \vee ) \\ (prt = \text{FALSE} \wedge \left( \begin{array}{l} (car = \text{TRUE} \wedge clk = \text{TRUE}) \\ (car = \text{FALSE} \wedge prt = \text{TRUE}) \end{array} \right) \vee ) \end{cases}$ 
    chg := bool  $\begin{cases} (car = \text{TRUE} \wedge clk = \text{TRUE}) \vee \\ (car = \text{FALSE} \wedge prt = \text{TRUE}) \end{cases}$ 
end


```








- priority on main road
- car on small road
- long delay is over















- Priority on small road
- No cars on small road
- Long delay is not over










- We connect the PRIORITY circuit to the LIGHT circuit



- We start with an abstraction of the LIGHT circuit
- It yields the colors for the main road
- The two red colors  $rd1$  and  $rd2$  are there for symmetry with  $grn$  and  $org$

**variables:**  $prt, grn, org, rd1, rd2$

**inv0\_1:**  $prt \in \text{BOOL}$

**inv0\_2:**  $grn \in \text{BOOL}$

**inv0\_3:**  $org \in \text{BOOL}$

**inv0\_4:**  $rd1 \in \text{BOOL}$

**inv0\_5:**  $rd2 \in \text{BOOL}$

- Always one color
- At most one color

**inv0\_6:**  $grn = \text{TRUE} \vee org = \text{TRUE} \vee rd1 = \text{TRUE} \vee rd2 = \text{TRUE}$

**inv0\_7:**  $grn = \text{TRUE} \Rightarrow org = \text{FALSE} \wedge rd1 = \text{FALSE} \wedge rd2 = \text{FALSE}$

**inv0\_8:**  $org = \text{TRUE} \Rightarrow grn = \text{FALSE} \wedge rd1 = \text{FALSE} \wedge rd2 = \text{FALSE}$

**inv0\_9:**  $rd1 = \text{TRUE} \Rightarrow grn = \text{FALSE} \wedge org = \text{FALSE} \wedge rd2 = \text{FALSE}$

**inv0\_10:**  $rd2 = \text{TRUE} \Rightarrow grn = \text{FALSE} \wedge org = \text{FALSE} \wedge rd1 = \text{FALSE}$

grn\_to\_org

**when**

*mode* = *cir*

*prt* = TRUE

*grn* = TRUE

**then**

*mode* := *env*

*grn* := FALSE

*org* := TRUE

**end**

org\_to\_rd1

**when**

*mode* = *cir*

*org* = TRUE

**then**

*mode* := *env*

*org* := FALSE

*rd1* := TRUE

**end**

```
rd1_to_rd2
```

```
when
```

```
mode = cir
```

```
prt = FALSE
```

```
rd1 = TRUE
```

```
then
```

```
mode := env
```

```
rd1 := FALSE
```

```
rd2 := TRUE
```

```
end
```

```
rd2_to_grn
```

```
when
```

```
mode = cir
```

```
rd2 = TRUE
```

```
then
```

```
mode := env
```

```
grn := TRUE
```

```
rd2 := FALSE
```

```
end
```

grn\_to\_nth

**when**

*mode = cir*

*grn = TRUE*

*prt = FALSE*

**then**

*mode := env*

**end**

rd1\_to\_nth

**when**

*mode = cir*

*rd1 = TRUE*

*prt = TRUE*

**then**

*mode := env*

**end**

```
env_evt  
when  
    mode = env  
then  
    mode := cir  
    prt : $\in$  BOOL  
end
```

**variables:**  $prt, grn, org, rd1, rd2$

$grn\_MR, org\_MR, red\_MR$

$grn\_SR, org\_SR, red\_SR$

**inv1\_1:**  $grn\_MR \in \text{BOOL}$

**inv1\_2:**  $org\_MR \in \text{BOOL}$

**inv1\_3:**  $red\_MR \in \text{BOOL}$

**inv1\_4:**  $grn\_SR \in \text{BOOL}$

**inv1\_5:**  $org\_SR \in \text{BOOL}$

**inv1\_6:**  $red\_SR \in \text{BOOL}$

**inv1\_7:**  $grn\_MR = grn$

**inv1\_8:**  $org\_MR = org$

**inv1\_9:**  $red\_MR = \text{TRUE} \Leftrightarrow (rd1 = \text{TRUE} \vee rd2 = \text{TRUE})$

**inv1\_10:**  $grn\_SR = rd1$

**inv1\_11:**  $org\_SR = rd2$

**inv1\_12:**  $red\_SR = \text{TRUE} \Leftrightarrow (grn = \text{TRUE} \vee org = \text{TRUE})$

- Lights are mutually exclusive

**thm1\_1:**  $red\_MR = \text{TRUE} \Leftrightarrow (grn\_SR = \text{TRUE} \vee org\_SR = \text{TRUE})$

**thm1\_2:**  $red\_SR = \text{TRUE} \Leftrightarrow (grn\_MR = \text{TRUE} \vee org\_MR = \text{TRUE})$

```
grn_to_org
```

```
when
```

```
mode = cir
```

```
prt = TRUE
```

```
grn = TRUE
```

```
then
```

```
mode := env
```

```
grn := FALSE
```

```
org := TRUE
```

```
grn_MR := FALSE
```

```
org_MR := TRUE
```

```
end
```

```
org_to_rd1
```

```
when
```

```
mode = cir
```

```
org = TRUE
```

```
then
```

```
mode := env
```

```
org := FALSE
```

```
rd1 := TRUE
```

```
org_MR := FALSE
```

```
red_MR := TRUE
```

```
grn_SR := TRUE
```

```
red_SR := FALSE
```

```
end
```

```
rd1_to_rd2
```

```
when
```

```
mode = cir
```

```
prt = FALSE
```

```
rd1 = TRUE
```

```
then
```

```
mode := env
```

```
rd1 := FALSE
```

```
rd2 := TRUE
```

```
org_SR := TRUE
```

```
grn_SR := FALSE
```

```
end
```

```
rd2_to_grn
```

```
when
```

```
mode = cir
```

```
rd2 = TRUE
```

```
then
```

```
mode := env
```

```
grn := TRUE
```

```
rd2 := FALSE
```

```
grn_MR := TRUE
```

```
red_MR := FALSE
```

```
org_SR := FALSE
```

```
red_SR := TRUE
```

```
end
```

```
light
when
  mode = cir
then
  mode := env
  grn := bool( rd2 = TRUE  $\vee$  (prt = FALSE  $\wedge$  grn = TRUE) )
  org := bool( prt = TRUE  $\wedge$  grn = TRUE )
  rd1 := bool( org = TRUE  $\vee$  (prt = TRUE  $\wedge$  rd1 = TRUE) )
  rd2 := bool( prt = FALSE  $\wedge$  rd1 = TRUE )
  grn_MR := bool( rd2 = TRUE  $\vee$  (prt = FALSE  $\wedge$  grn = TRUE) )
  org_MR := bool( prt = TRUE  $\wedge$  grn = TRUE )
  red_MR := bool( org = TRUE  $\vee$  (prt = TRUE  $\wedge$  rd1 = TRUE)  $\vee$ 
                  (prt = FALSE  $\wedge$  rd1 = TRUE) )
  grn_SR := bool( org = TRUE  $\vee$  (prt = TRUE  $\wedge$  rd1 = TRUE) )
  org_MR := bool( prt = FALSE  $\wedge$  rd1 = TRUE )
  red_MR := bool( rd2 = TRUE  $\vee$  (prt = FALSE  $\wedge$  grn = TRUE)  $\vee$ 
                  (prt = TRUE  $\wedge$  grn = TRUE) )
end
```

# The Final "Light" Circuit

173

